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Abstract
Abstract interpretation is a technique for the static detection of dynamic properties of programs.
It is semantics-based, that is, it computes approximative properties of the semantics of programs.
On this basis, it allows for correctness proofs of analyses. It replaces commonly used ad hoc
techniques by systematic, provable ones, and it allows the automatic generation of analyzers from
specications as in the Program Analyzer Generator (PAG). In this paper, abstract interpretation
is applied to the problem of predicting the cache behavior of programs. Abstract semantics of
machine programs are dened which determine the contents of caches. For interprocedural anal-
ysis, existing methods are examined and a new approach that is especially tailored for the cache
analysis is presented. This allows for a static classication of the cache behavior of memory
references of programs. The calculated information can be used to sharpen worst-case execu-
tion time estimations. It is possible to analyze instruction, data, and combined instruction=data
caches for common (re)placement and write strategies. Experimental results are presented that
demonstrate the applicability of the analysis. c© 1999 Elsevier Science B.V. All rights reserved.
Keywords: Abstract interpretation; Program analysis; Cache memories; Real-time applications;
Worst-case execution time prediction
1. Cache memories and real-time applications
Caches are used to improve the access times of fast microprocessors to relatively
slow main memories. They can reduce the number of cycles a processor is waiting for
data by providing faster access to recently referenced regions of memory. 1 Caching is
used by virtually all general purpose processors, and, with increasing application sizes
it becomes more and more relevant for high-performance microcontrollers and DSPs
as well.
Programs with hard real-time constraints have to be subjected to a schedulability
analysis, e.g. by the compiler [35, 10]. This analysis must determine whether all
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timing constraints can be satised. Worst-case execution time (WCET) estimations for
processes have to be used for this purpose. The degree of success for such a timing
validation [34] depends on sharp WCET estimations. There are two components to the
prediction of WCETs:
(i) architecture modeling, the determination of how much time it will take to execute
an execution path on the target system, and
(ii) program path analysis, the determination of a worst-case execution path.
Here, we focus on the rst point.
For hardware with caches, the typical worst-case assumption is that all accesses miss
the cache. This is an overly pessimistic assumption which leads to a waste of hardware
resources.
2. Overview
In the following section, we briey sketch the underlying theory of abstract inter-
pretation and present the program analyzer generator PAG. Cache memories are briey
described in Section 4. In Section 5 we give a semantics for programs that reects
only memory accesses (to xed addresses) and its eects on cache memories, and we
present the must analysis that computes for all program points a set of memory blocks
that must be in the cache whenever control reaches this point and the may analysis that
computes a set of memory blocks that may be in the cache. The behavior of memory
references within loops and recursive procedures can be analyzed with interprocedural
analysis methods. In Section 6 existing approaches are discussed and a new approach is
presented. An example is given in Section 7. Section 8 describes extensions to data and
combined caches. In Section 10 we present and discuss the results of practical experi-
ments from an implementation of the analyses, and Section 11 describes related work.
3. Program analysis by abstract interpretation
Program analysis is a widely used technique to determine runtime properties of a
given program without actually executing it. Such information is used for example
in optimizing compilers [36] to enable code improving transformations. A program
analyzer takes a program as input and computes some interesting properties. Most of
these properties are undecidable. Hence, correctness and completeness of the computed
information are not achievable together. Program analysis makes no compromise on
the correctness side; the computed information is reliable as required for optimizing
transformations. It thus cannot guarantee completeness. The quality of the computed
information, usually called its precision, should be as good as possible.
There is a well-developed theory of static program analysis called abstract interpre-
tation [5{7]. With this theory, correctness of a program analysis can be easily derived.
According to this theory a program analysis is determined by an abstract semantics.
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Usually, the meaning of a language is expressed in the form of functions over a con-
crete domain, with one such function per language construct. A domain is a complete
partially ordered set of values. For such a semantics, an abstract semantics consists of
a new simpler abstract domain and simpler abstract functions which dene the abstract
meaning for every program statement.
For an abstract semantics and an input program, a system of recursive equations
can be constructed. The variables in this system stand for the values of the ab-
stract domain at every program point. In this equation system, the value at a pro-
gram point depends on the values at all program points which can directly precede
the execution of this program point. For example, the value after the exit of a loop
depends on the value at the end of the loop body and on the value before the loop
because it is possible that the loop is never executed. The control ow graph of
a program describes every possible ow of control and therefore all dependencies
between the variables of the equation system. Lattice theory underlying abstract
interpretation states that the recursive equation system can be solved by x-point it-
eration if the abstract domain has only nite ascending chains, i.e., every chain of
values v1@ v2@    has only nite length, and if in addition every semantic function is
monotonic.
The program analyzer generator PAG [1, 2] oers the possibility to generate a pro-
gram analyzer from a description of the abstract domain and of the abstract semantic
functions in two high-level languages, one for the domains and the other for the se-
mantic functions. Domains can be constructed inductively from simple domains, using
operators to construct power sets, function domains, and other compound domains.
The semantic functions are described in a functional language which combines high
expressiveness with ecient implementation. Additionally, the user has to supply a join
function combining two domain values into one. This function is applied whenever a
point in the program has two (or more) possible execution predecessors.
4. Cache memories
A cache can be characterized by three major parameters:
 capacity is the number of bytes it may contain.
 line size (also called block size) is the number of contiguous bytes that are trans-
ferred from memory on a cache miss. The cache can hold at most n= capacity=line
size blocks.
 associativity is the number of cache locations where a particular block may reside.
n=associativity is the number of sets of a cache. A set can be considered as a fully
associative sub-cache.
If a block can reside in any cache location, then the cache is called fully associative.
If a block can reside in exactly one location, then it is called direct mapped. If a block
can reside in exactly A locations, then the cache is called A-way set associative [33].
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In the case of an associative cache, a memory block has to be selected for replace-
ment when the cache is full and the processor requests further data. This is done ac-
cording to a replacement strategy. Common strategies are Least Recently Used (LRU),
First In First Out (FIFO), and random.
We restrict our description to the semantics of A-way set associative caches with
LRU replacement strategy. The fully associative and the direct mapped caches are
special cases of the A-way set associative cache where A= n and A=1 rsp.
5. Cache semantics
In the following, we consider an A-way set associative cache as a sequence of (fully
associative) sets F = hf1; : : : ; fn=Ai, a set fi as a sequence of set lines L= hl1; : : : ; lAi,
and the store as a set of memory blocks M = fm1; : : : ; msg.
The function adr : M !N0 gives the address of each memory block. The function
set : M !F gives the set where a memory block would be stored (% denotes the
modulo division):
set(m)=fi; where i= adr(m)%(n=A) + 1
To indicate the absence of any memory block in a set line, we introduce a new element
I ; M 0=M [fIg.
Our cache semantics separates two key aspects:
 The set where a memory block is stored: This can statically be determined as it
depends only on the address of the memory block. The dynamic distribution of
memory blocks into sets is modeled with the cache states.
 The aspect of associativity and the replacement strategy within one set of the cache:
Here the history of memory reference executions is relevant. This is modeled with
the set states.
Denition 1 (Concrete set state). A (concrete) set state is a function s : L!M 0.
S denotes the set of all concrete set states.
Denition 2 (Concrete cache state). A (concrete) cache state is a function c :F! S.
C denotes the set of all concrete cache states.
If s(lx)=m for a concrete set state s, then x describes the relative age of the memory
block according to the LRU replacement strategy and not the physical position in the
cache hardware.
The update function describes the side eects on the set (cache) of referencing the
memory:
 The set where a memory block may reside in the cache is uniquely determined by
the address of the memory block, i.e., the behavior of the sets is independent of
each other.
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 The LRU replacement strategy is modeled by using the positions of memory blocks
within a set to indicate their relative age. The order of the memory blocks reects
the \history" of memory references.
The most recently referenced memory block is put in the rst position l1 of the
set. If the referenced memory block m is in the set already, then all memory blocks
in the set that have been more recently used than m are shifted by one position to
the next set line, i.e., they increase their relative age by one. If the memory block
m is not yet in the set, then all memory blocks in the cache are shifted and the
‘oldest’, i.e., least recently used memory block is removed from the set.
Denition 3 (Set update). A set update function US : S  M ! S describes the new
set state for a given set state and a referenced memory block.
Denition 4 (Cache update). A cache update function UC :C M !C describes the
new cache state for a given cache state and a referenced memory block.
Updates of fully associative sets with LRU replacement strategy are modeled:
US(s; m)=
8>>>>>><
>>>>>>:
[l1 7!m;
li 7! s(li−1) j i=2 : : : h;
li 7! s(li) j i= h+ 1 : : : A]; if 9lh: s(lh)=m
[l1 7!m
li 7! s(li−1) for i=2 : : : A]; otherwise
Notation. [y 7! z] denotes a function that maps y to z. f[y 7! z] denotes a function
that maps y to z and all x 6=y to f(x).
Updates of A-way set associative caches are modeled in the following way:
UC(c; m)= c[set(m) 7!US(set(m); m)]
5.1. Control ow representation
We represent programs by control ow graphs consisting of nodes and typed edges.
The nodes represent basic blocks. 2 For each basic block, the sequence of references to
memory is known, 3 i.e., there exists a mapping from control ow nodes to sequences
of memory blocks: L :V !M.
2 A basic block is a sequence (of fragments) of instructions in which control ow enters at the beginning
and leaves at the end without halt or possibility of branching except at the end. For our cache analysis, it is
most convenient to have one memory reference per control ow node. Therefore, our nodes may represent
the dierent fragments of machine instructions that access memory.
3 This is appropriate for instruction caches and can be too restrictive for data caches and combined caches.
See Section 8 for weaker restrictions.
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Table 1
Categorizations of memory references
Category Abb. Meaning
always hit ah The memory reference will always result in a cache hit.
always miss am The memory reference will always result in a cache miss.
not classied nc The memory reference could neither be classied as ah nor am.
We can describe the working of a cache with the help of the update function UC .
Therefore, we extend UC to sequences of memory references:
UC(c; hm1; : : : ; myi)=UC(: : :UC(c; m1) : : : ; my)
The cache state for a path (k1; : : : ; kp) in the control ow graph is given by applying UC
to the initial cache state cI that maps all set lines in all sets to I and the concatenation
of all sequences of memory references along the path: UC(cI ;L(k1): : : : :L(kp)).
5.2. Abstract semantics
The domain for our abstract interpretation consists of abstract cache states that are
constructed from abstract set states:
Denition 5 (Abstract set state). An abstract set state s^ : L! 2M ′ maps set lines to
sets of memory blocks. S^ denotes the set of all abstract set states.
Denition 6 (Abstract cache state). An abstract cache state c^ :F! S^ maps sets to
abstract set states. C^ denotes the set of all abstract cache states.
We will present two analyses. The must analysis determines a set of memory blocks
that are denitely in the cache whenever control reaches a given program point. The
may analysis determines all memory blocks that may be in the cache at a given
program point. The latter analysis is used to guarantee the absence of a memory block
in the cache.
The analyses are used to compute a categorization for each memory reference that
describes its cache behavior. The categories are described in Table 1.
The abstract semantic functions describe the eect of a memory reference on an
element of the abstract domain. The abstract set (cache) update function U^ for abstract
set (cache) states is an extension of the set (cache) update function U to abstract set
(cache) states.
On control ow nodes with at least two 4 predecessors, join-functions are used to
combine the abstract cache states.
4 Our join functions are associative. On nodes with more than two predecessors, the join function is used
iteratively.
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Denition 7 (Join function). A join function J^ : C^  C^ 7! C^ combines two abstract
cache states.
5.3. Must analysis
An abstract cache state c^ describes a set of concrete cache states c, and an abstract
set state s^ describes a set of concrete set states s.
To determine if a memory block is denitely in the cache we use abstract set states
where the position (the relative age) of a memory block in the abstract set state s^ is an
upper bound of the positions (the relative ages) of the memory block in the concrete
set states that s^ represents.
ma 2 s^(lx) means that the memory block ma is in the cache. The position (rel-
ative age) of a memory block ma in a set can only be changed by references to
memory blocks mb with set(ma)= set(mb), i.e., by memory references that go into
the same set. Other memory references do not change the position of ma. The po-
sition is also not changed by references to memory blocks mb 2 s^(ly) where y6x,
i.e., memory blocks that are already in the cache and are \younger" or the same age
as ma.
ma will stay in the cache at least for the next A− x references that go to the same
set and are not yet in the cache or are older than ma.
The meaning of an abstract cache state is given by a concretization function concC^ :
C^! 2C . The concretization function for the must analysis conc\
C^
is given by
conc\C^ (c^)= fc j 816i6n=A: c(fi)2 conc\S^ (c^(fi))g
conc\S^ (s^)= fs j 816a6A: 8m 2 s^(la): 9b: s(lb)=m and b6ag
We use the following abstract set update function:
U^\
S^
(s^; m)=
8>>>>>>>>>>>>>><
>>>>>>>>>>>>>>:
[l1 7! fmg;
li 7! s^(li−1) j i=2 : : : h− 1;
lh 7! s^(lh−1)[ (s^(lh)− fmg);
li 7! s^(li) j i= h+ 1 : : : A]; if 9lh: m 2 s^(lh)
[l1 7! fmg;
li 7! s^(li−1) j i=2 : : : A]; otherwise
Example 1. (U^\
S^
)
l1 l2 l3 l4
s^ fmag fg fmb; mcg fmdg
U^\
S^
(s^; mc) fmcg fmag fmbg fmdg
170 C. Ferdinand et al. / Science of Computer Programming 35 (1999) 163{189
The address of a memory block determines the set in which it is stored. This is reected
in the abstract cache update function in the following way:
U^\
C^
(c^; m)= c^[set(m) 7! U^\
S^
(c^(set(m)); m)]:
The join function for abstract set states is similar to set intersection. A memory block
only stays in the abstract set state, if it is in both operand abstract set states. It gets
the oldest age, if it has two dierent ages.
J^\
S^
(s^1; s^2)= s^;
where
s^(lx)= fm j 9la; lb with m 2 s^1(la); m 2 s^2(lb) and x=max(a; b)g
Example 2. (J^\
S^
)
l1 l2 l3 l4
s^1 fmag fmbg fmcg fmdg
s^2 fmcg fmeg fmag fmdg
J^\
S^
(s^1; s^2) fg fg fma; mcg fmdg
The join function for abstract cache states applies the join function for abstract set
states to all its abstract set states:
J^\
C^
(c^1; c^2)= [fi 7! J^\S^ (c^1(fi); c^2(fi))]; for all 16 i6 n=A
An abstract cache state c^ at a control ow node k is interpreted in the following way:
Let m be a memory block and s^= c^(set(m)). If m 2 s^(ly) for a set line ly then m is
denitely in the cache every time control reaches k. Therefore, a reference to m is
categorized as always hit (ah).
5.4. May analysis
To determine, if a memory block is not in the cache, we compute the set of all
memory blocks that may be in the cache. We use abstract set states s^ where the
position (the relative age) of a memory block in the abstract set state is a lower bound
of the positions (the relative ages) of the memory blocks in the concrete set states
that s^ represents.
ma 2 s^(lx) means the memory blocks ma may be in the cache. The position (relative
age) of a memory block ma in a set can only be changed by references to memory
blocks mb with set(ma)= set(mb), i.e., by memory references that go into the same set.
Other memory references do not change the position of ma. The position is also not
changed by references to memory blocks mb 2 s^(ly) where y<x, i.e., memory blocks
that are already in the cache and are younger than ma.
If there are no memory references to ma, then ma will be removed from the cache
after at most A− x+1 references to memory blocks that go into the same set and are
not yet in the cache or are no younger than ma.
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The concretization function for the may analysis conc[
C^
is given by
conc[C^ (c^)= fc j 816 i6 n=A: c(fi)2 conc[S^ (c^(fi))g
conc[S^ (s^)= fs j 816 a6A: 8m 2 s(la): 9b: s^(lb)=m and b6 ag
We use the following abstract set update function:
U^[
S^
(s^; m)=
8>>>>>>>><
>>>>>>>>:
[l1 7! fmg;
li 7! s^(li−1) j i=2 : : : h;
lh+1 7! s^(lh+1) [ (s^(lh)− fmg);
li 7! s^(li) j i= h+ 2 : : : A]; if 9lh: m 2 s^(lh)
[l1 7! fmg;
li 7! s^(li−1) j i=2 : : : A]; otherwise
Example 3. (U^[
S^
)
l1 l2 l3 l4
s^ fmag fmb; mcg fg fmdg
U^[
S^
(s^; mc) fmcg fmag fmbg fmdg
The abstract cache update function for the may analysis has the same structure as the
one for the must analysis:
U^[
C^
(c^; m)= c^[set(m) 7! U^[
S^
(c^(set(m)); m)]
The join function is similar to set union. If a memory block s has two dierent ages
in two abstract cache states then the join function takes the younger age.
J^[
S^
(s^1; s^2)= s^;
where
s^(lx) = fm j 9la; lb with m 2 s^1(la); m 2 s^2(lb) and x=min(a; b)g
[ fm jm 2 s^1(lx) and 6 9la with m 2 s^2(la)g
[ fm jm 2 s^2(lx) and 6 9la with m 2 s^1(la)g
Example 4. (J^[
S^
)
l1 l2 l3 l4
s^1 fmag fmbg fmcg fmdg
s^2 fmcg fme; mfg fmag fmdg
J^[
S^
(s^1; s^2) fma; mcg fmb; me; mfg fg fmdg
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The join function for abstract cache states for the may analysis has the same structure
as for the must analysis:
J^[
C^
(c^1; c^2)= [fi 7! J^[S^ (c^1(fi); c^2(fi))]; for all 16 i6 n=A
An abstract cache state c^ at a control ow node k is interpreted in the following way:
Let m be a memory block and s^= c^(set(m)). If m is not in s^(ly) for an arbitrary ly
then it is denitely not in the cache whenever control reaches k. Therefore, a reference
to m is categorized as always miss (am).
5.5. Termination of the analysis
There are only a nite number of sets and set lines, and, for each program a nite
number of memory blocks. This means the domain of abstract cache states c^ :F !
(L ! 2M ′) is nite. Hence, every ascending 5 chain is nite. Additionally, the abstract
cache update functions U^ and the join functions J^ are monotonic. This guarantees
that our analysis will terminate.
6. Analysis of loops and recursive procedures
Loops and recursive procedures are of special interest, since programs spend most
of their time there. In a control ow graph, a loop is represented as a cycle. The start
node of a loop 6 has two incoming edges. One represents the entry into the loop, the
other represents the control ow from the end of the loop to the beginning of the loop.
The latter is called loop edge (see Fig. 1).
There are loops that can iterate more than once. Since the execution of the loop
body usually changes the cache contents, it is useful to distinguish the rst iteration
from others. This could be achieved by conceptually unrolling each loop once.
Example 5. Let us consider a suciently large fully associative data cache with LRU
replacement strategy and the following program fragment:
: : :
/* Variable x not in the data cache */
for i:=1 to .. do : : : y:=x : : : end
: : :
In the rst execution of the loop, the reference to x will be a cache miss, because
x is not in the cache. In all further iterations the reference to x will be a cache hit, if
the cache is suciently large to hold all variables referenced within the loop.
5 The order is given by set inclusion and the concretization functions.
6 We consider here loops that correspond to the loop constructs of ‘higher programming languages’.
Program analysis is not restricted to this, but may produce more precise results for programs with well
behaved control ow.
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Fig. 1. Control ow graph of a loop.
For the abstract interpretation, the join function J^\ combines the abstract cache
states at the start node of the loop. Since the join function is ‘similar’ to set intersection,
the combined abstract cache state will never include the variable x, because x is not
in the abstract cache state before the loop is entered. For a WCET computation for a
program this is a safe approximation, but nevertheless not very good.
Loop unrolling would overcome this problem. After the rst unrolled iteration, x
would be in the abstract cache state and would be classied as always hit.
For our analysis of cache behavior we treat loops as procedures to be able to use
existing methods of interprocedural analysis. 7 This is done by transforming all loops
into \loop-procedures" in the control ow graph according to Fig. 2. This is only done
for the analyses and has no inuence on the program code.
In the presence of (recursive) procedures, a memory reference can be executed in
dierent execution contexts. An execution context corresponds to a path in the call
graph of the program.
The interprocedural analysis methods dier in which execution contexts are distin-
guished for a memory reference within a procedure. Widely used are the callstring
approach and the functional approach which have been proposed by Sharir and Pnueli
[32] and are implemented in PAG.
The callstring approach limits the number of distinguished execution contexts stati-
cally. To do this the call graph is considered. The goal is to avoid merging information
that is obtained on dierent paths through the graph. But in presence of recursion, the
graph is cyclic and therefore has an innite number of paths. So only the information
obtained on paths which dier in suxes of a xed length K are kept separated.
7 Ludwell Harrison III [11] also proposed this transformation for the analysis of loops.
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Fig. 2. Loop transformation.
In the functional approach, the number of distinguished execution contexts is not
statically limited. The PAG generated analyzer tabulates all dierent input values and
output values of the abstract domain (here: abstract cache states) for every procedure.
To guarantee termination of the analysis, the abstract domain has to be nite. The
functional approach computes the most precise solution.
The applicability of these approaches to the cache behavior prediction is limited:
 Callstring approach: If we restrict the callstring length K to 0 (callstring(0)), then
one categorization for each memory reference in the program is computed. This is
fast, but yields not very precise information.
Callstring(1) gives better results, as it distinguishes as many dierent execution
contexts of a memory reference in a procedure as there are calls. For each trans-
formed loop there is one call to the loop-procedure at the original place of the loop
in the program (1) (see Fig. 2) and one for the recursive call of the loop-procedure
(2). The rst call corresponds to the rst iteration of the loop. The second call
corresponds to all other iterations of the loop.
Longer callstrings increase the analysis eort and lead to a more precise cate-
gorization. The precision gained is quite poor with respect to the enormously in-
creasing analysis costs, as there are many execution contexts distinguished that are
\non-interesting" for our analysis.
 Functional approach: The dynamically distinguished execution contexts cannot be
easily combined with the results of a program path analysis that determines a safe
approximation to the worst-case execution path. This makes a WCET estimation
more dicult.
To overcome the deciencies of the callstring(>1) and the functional approaches,
we have developed the VIVU approach which has been implemented with the map-
ping mechanism of PAG as described in [1]. It corresponds to callstring(1), but paths
through the call graph that only dier in the number of repeated passes through a cycle
are not distinguished. It can be compared with a combination of virtual inlining of all
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non recursive procedures 8 and virtual unrolling of the rst iterations of all recursive
procedures (and loop-procedures). The results of the VIVU approach can naturally be
combined with the results of a path analysis to predict the WCET of a program.
The results of the callstring(0), callstring(1), and the VIVU approach are compared
in Section 10.
7. Example
We consider must and may analyses for a fully associative data cache of 4 lines
for the following program fragment of a loop, where :: x:: stands for a construct that
references variable x:
while :: e:: do ::b::; :: c::; ::a::; ::d::; :: c:: end
The control ow graph and the result of the analyses with VIVU 9 are shown in Fig. 3.
We assume that all variables are stored in pairwise dierent memory blocks. The
nodes of the control ow graph are numbered 1 to 6, and each node is marked with
the variable it accesses. For the analysis, we assume the loop has been implicitly
transformed into a loop-procedure according to Fig. 2.
Each node is marked with the abstract cache states (in the same format as in Exam-
ple 1) computed by the PAG-generated analyzer immediately before the abstract cache
states are updated according to the memory references. The loop entry edge is marked
with the incoming abstract cache states. The loop exit edge is marked with the outgoing
abstract cache states.
8. Data caches and combined caches
Our analysis can be used to predict the behavior of data caches or combined
instruction=data caches, if the addresses of referenced data can be statically computed.
Addresses of references to global data can usually be easily determined. Local vari-
ables and procedure parameters that are allocated on the stack are addressed relatively
to the stack pointer or frame pointer, i.e., a register that points to a known address
within the procedure frame on the execution stack. If the values of the stack pointer or
frame pointer are known, the absolute addresses of the variables and parameters can be
determined by a data ow analysis [14]. For programs without recursive procedures,
it is possible to determine all values of the stack or frame pointers for all procedures
for the distinguished execution contexts of the cache behavior analysis.
8 This has also been used in [25, 17].
9 Here, the analyses with callstring(1) yield the same results.
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Fig. 3. Must and may analysis for a fully associative data cache with VIVU. must and may are the abstract
cache states for the must and the may analysis. mustf and mayf are the abstract cache states for the rst
loop iteration. musto and mayo are the abstract cache states for all other iterations. The abstract cache states
can be interpreted for each variable reference as follows:
(Node,variable) First iteration Other iterations
(1,e), (2,b) always hit always miss
(3,c) always miss always hit
(4,a), (5,d) always miss always miss
(6,c) always hit always hit
To support the analysis of programs for which not all addresses of the memory
references can precisely be determined, the U^ functions are extended to handle a set
of possibly referenced memory locations. 10
10 References to an array X can be treated conservatively by using a reference to the set fm1; : : : ; mxg of
all memory blocks of X .
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Since it is not denitely known which memory block is put into the cache, the
update function U^\
C^
for the must analysis applied to a set of possible memory locations
fm1; : : : ; mxg and an abstract cache state c^ only aects the ages of the memory blocks
in c^ in all sets where an element of fm1; : : : ; mxg could be stored:
U^\
C^
(c^; fm1; : : : ; mxg) = c^[fi 7! U^\S^ (c^(fi); Xfi) for all fi 2fset(m1); : : : ; set(mx)g]
where Xfi = fmy jmy 2fm1; : : : ; mxg and set(my)=fig;
U^\
S^
(s^; fm1; : : : ; mxg)= U^\S^ (: : : U^\S^ (s^; fm1g); : : : ; fmxg);
U^\
S^
(s^; fmg)=
8>>>>>>><
>>>>>>>:
[l1 7! fg;
li 7! s^(li−1) j i=2 : : : h− 1;
lh 7! s^(lh−1) [ s^(lh);
li 7! s^(li) j i= h+ 1 : : : A]; if 9h: m2 s^(lh)
[l1 7! fg;
li 7! s^(li−1) j i=2 : : : A]; otherwise
The update function U^[
C^
for the may analysis applied to a set fm1; : : : ; mxg of possible
memory locations and an abstract cache state c^ inserts all elements of fm1; : : : ; mxg
into their corresponding sets. The ages of the memory blocks that are already in c^ are
not changed, because it is not known which set of the concrete cache is touched:
U^[
C^
(c^; fm1; : : : ; mxg) = c^[fi 7! U^[S^ (c^(fi); Xfi) for all fi 2fset(m1); : : : ; set(mx)g]
where Xfi = fmy jmy 2fm1; : : : ; mxg and set(my)=fig
U^[
S^
(s^; fm1; : : : ; mxg) = [l1 7! l1 [ fm1; : : : ; mxg;
li 7! s^(li)− fm1; : : : ; mxg j i=2 : : : A]
9. Writes
So far, we have ignored writing to a cache and only considered reading from a
cache. There are two common cache organizations with respect to writing to the cache
[12]:
 Write through: On a cache write the data is written to both the memory block and
the corresponding set line.
 Write back: The data is written only to the set line. The modied set line is written
to main memory only when it is replaced. This is usually implemented with a bit
(called dirty bit) for each set line that indicates whether the set line has been
modied.
The execution time of a store instruction often depends on whether the memory block
that is written is in the cache (write hit) or not (write miss). For the prediction of hits
178 C. Ferdinand et al. / Science of Computer Programming 35 (1999) 163{189
and misses we can use our analysis. There are two common cache organizations with
respect to write misses:
 Write allocate: The block is loaded into the cache. This is generally used for write
back caches.
 No write allocate: The block is not loaded into the cache. The write changes only
the main memory. This is often used for write through caches.
Writes to write through=write allocate caches can be treated as reads for the cache
analysis. For no write allocate caches, a write access to a block m is treated as a read
access, if m is already in the concrete or abstract cache state. Otherwise, the write
access is ignored.
Write back caches write a modied line to memory when the line is replaced. The
timing of a load or store instruction may depend on whether a modied or an un-
modied line is replaced. 11 To keep track of modied set lines, we extend the cache
states by a ‘dirty’ bit, i.e., we use pairs (m; b) of memory blocks and dirty bits instead
of memory blocks in the set=cache states, where b= d means modied, b= p means
unmodied. The update functions distinguish reads and writes. The dirty bit is set
to d on writes or on reads to memory blocks whose dirty bit was already set to d.
Otherwise it is set to p. The join function for the must analysis sets the dirty bit for
a memory block to d, only if it is set to d in both arguments. The join function for
the may analysis sets the dirty bit for a memory block to d, if it is set to d in at least
one argument.
Let k be a control ow graph node, m be a memory reference at k, c^[1 the abstract
cache state for the may analysis immediately before m is referenced, and c^[2 the abstract
cache state immediately after m was referenced, c^\1 the abstract cache state for the
must analysis immediately before m is referenced, and c^\2 the abstract cache state
immediately after m was referenced.
If the memory reference to m cannot be classied as always hit, then all dirty mem-
ory blocks that may have been replaced by the memory reference to m are contained
in
Rep=
(
m j (m; d)2
n=AS
i=1
AS
j=1
c^[1 (fi)(lj)
)
−
(
m j (m; b)2
n=AS
i=1
AS
j=1
c^\2 (fi)(lj)
)
 If the memory reference to m has been classied as always hit or Rep= ;, then
no dirty memory block has been replaced. This reference has denitively caused no
write back.
 If Rep 6= ;, then we have to consider a possible write back.
11 Many cache designs use write buers that hold a limited number of blocks. Write buers may delay a
cache access, when they are full or data is referenced that is still in the buer. To analyze the behavior of
the write buers possible ‘write backs’ have to be determined.
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 If there is a (m; d) pair in c^\1 that is not in c^[2 , then a dirty memory block has
been replaced. This reference has denitively caused a write back.
The identied (possible) write backs can be used in another abstract interpretation
similar to the cache analysis for the prediction of the write buer behavior.
10. Practical experiments
For reasons of simplicity, we have restricted our practical experiments to the analysis
of instruction caches.
The cache analysis techniques are implemented in a PAG generated analyzer that takes
as input the control ow graph of a program and an instruction cache description and
produces a categorization cat of the instruction=context pairs of the input program. A
context represents the execution stack, i.e., the function calls and loops along the corre-
sponding path in the call graph. It is represented as a sequence 12 of rst and recursive
function calls (call ff; call fr) and rst and other execution of loops (loop lf; loop lo)
for the functions f and (conceptually) transformed loops l of a program. INST is the
set of all instructions inst in a program. CONTEXT is the set of all execution contexts
context of a program. IC is the set of all instruction=context pairs ic.
CONTEXT = fcall ff; call fr; loop lf; loop log
IC = INST  CONTEXT
cat : IC ! fah, am, ncg
Additionally, we compute for every instruction=context pair ic with cat(ic)= nc the set
of competing instructions, i.e., the instructions that are in the same fully associative
set in the abstract cache state of the may analysis. For instance, if the competing
instructions reside in less than A (= level of associativity) memory blocks, then all
executions of the instruction will result in at most one cache miss. Generally, an
upper bound of the number of cache misses of the instruction is given by one plus
the maximal number of possible sequences of length A of executions of competing
instruction that are stored in pairwise disjoint memory blocks. To determine the bound
is a nontrivial problem. We use simple heuristics to compute a safe approximation to
the upper bound.
Our experiments have been performed for the Sun SPARC architecture. The Sun
SPARC is a RISC architecture with pipelined instruction execution. It has a uniform
instruction size of four bytes. The front end to the analyzer reads a Sun SPARC
executable in a.out format. Our implementation is based on the EEL library [15] of
the Wisconsin Architectural Research Tool Set (WARTS). EEL (Executable Editing
Library) is a C++ library for building tools to analyze and modify an executable
12 For callstring(K) the sequence has a maximal length of K .
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Fig. 4. The structure of the analysis.
(compiled) program. It hides system-specic details, like executable le format, and
permits the editing of linked executables as well as relocatable object les.
The objective of our work is to improve the WCET estimation of programs on com-
puter systems with caches. The execution time of a program depends on the program
path, i.e., the sequence of instructions that are executed and their individual execution
times. But the program path is usually dependent on the program input and cannot
generally be determined in advance. Therefore, a program path analysis is part of
a WCET analysis [30, 19, 16, 17]. For example, with the help of user annotations,
like maximal iteration counts of loops, an architecture-dependent worst-case execution
prole can be determined that gives a conservative approximation to the worst-case
execution path.
The program path analysis can be very accurate. Yau-Tsun Steven Li and Sharad
Malik report that their estimated bounds are within 2% of the (calculated) worst-case
bounds for their set of benchmark examples [16]. The worst-case execution prole al-
lows one to compute how often each instruction=context pair is maximally encountered.
Combined with the categorizations of our cache analysis, the overall number of cache
hits and cache misses can be estimated (see Fig. 4).
In our experiments, we have circumvented the program path analysis problem and
combine the categorizations cat with \exact" execution proles instead of worst-case
execution proles (see Fig. 4). This allows us to assess the eectiveness of our analysis
without the inuence of possibly pessimistic path analyses. The prolers that produce
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Table 2
Test set of C programs with number of instructions
Name Description Inst.
matmult 50 50 matrix multiplication 154
ndesa Data encryption 471
matsuma 100 100 matrix summation 135
dhry Dhrystone integer benchmark 447
fdctb JPEG forward discrete cosine transform 370
stats Two arrays sum, mean, variance, standard deviation, and 456
linear correlation
fft Fast Fourier transformation 1810
djpegb JPEG decompression (128 96 color image) 1760
lloops Livermore loops in C 5677
avl2 Inserts and deletes 1000 elements in an AVL tree 614
a Worst-case input data.
b Random input data.
the proles are produced with the help of qpt2 (Quick program Proler and Tracer)
that is part of the WARTS distribution. A proler for a program computes an execution
prole prole, i.e., the execution counts for the instruction=context pairs:
prole : IC ! N0:
For the experiments we use parts of the program suites of Muller [3, 25], the djpeg
and fdct program of Li [18], and some additional programs (see Table 2). For some
programs, there exists a worst-case input, so that our execution proles are worst-case
execution proles. The programs are compiled with the GNU C compiler version 2.7.2
under SunOS 4.1.4 with -O2, and (if applicable) the FDLIBM (Freely Distributable
LIBM) library of SunPro version 5.2.
The programs fft, stats and lloops use arithmetic library functions. These func-
tions are more or less structured into treatment of special cases, normalization, com-
putation, and nal rounding. Not all parts are necessarily executed when the function
is called. This uncertain execution path typically leads to relatively many occurrences
of nc in our categorizations.
The executable of lloops consists of more than 100 loops in deeply nested loop
nests. This program structure leads to a very high number of distinguished execution
contexts with the VIVU approach.
The AVL tree as implemented in avl2 is a height balanced binary tree. Every insert
or delete operation may lead to a series of recursive calls for re-balancing. The code
of the insert and delete operations consists of many cases for the dierent re-balancing
operations called rotations. Such a program structure seems to be rather typical for the
handling of many dynamic data structures.
Table 3 shows the distribution of ah, am, and nc in the categorizations for the test
programs for callstring(0), callstring(1), and VIVU for one selected cache conguration.
The sum of ah, am, and nc in the categorizations is the number of distinguished
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Table 3
The numbers of occurrences of ah, am, and nc in the categorizations for a 1KB 4-way set associative
instruction cache with 16 byte linesize
callstring(0) callstring(1) VIVU
Name ah am nc ah am nc ah am nc
matmult 113 15 26 168 25 21 406 40 0
ndes 339 14 118 734 36 131 1407 123 39
matsum 99 18 18 139 25 13 212 35 0
dhry 297 30 120 427 39 140 798 145 136
fdct 277 9 84 617 93 0 617 93 0
stats 311 16 129 612 26 213 1109 126 197
fft 1233 145 432 2212 239 629 19261 1206 5536
djpeg 1225 39 496 2297 188 497 65190 6421 5596
lloops 3928 22 1727 26750 7099 3470 585994 54221 48156
avl2 377 39 198 1112 123 400 2949 287 1290
instruction=context pairs. It is a measure of the complexity of the analysis. In our current
implementation, the categorization for a given cache conguration can be computed
within seconds on a SUN SPARCstation 20 for most of our test programs, but the
computation for lloops with VIVU requires about 7 min. In our implementation there
is, however, room for improvement.
To give a more expressive presentation of the results of our experiments than bounds
on cache hit ratios, we assume an idealized hardware that executes all instructions that
result in an instruction cache hit in one cycle and all instructions that result in an
instruction cache miss in 10 cycles. 13
The cache behavior of the test programs for dierent cache congurations is com-
puted by simulating the cache for the program trace. The cache simulation is always
started with the empty cache, and we assume uninterrupted execution. For technical
reasons, instructions in functions from dynamic link libraries 14 are not traced and their
eects on the cache are therefore ignored. From the number of hits and misses in the
trace we compute the execution time ET of our idealized hardware.
With our categorization an upper and a lower bound of the execution time can be
computed by combining the proles with the results of our analysis. An upper bound
of the execution time is given if we count all instructions in the prole as misses
that cannot be determined from the categorization as cache hits. A lower bound of the
execution time is given if we count all instructions in the prole as hits that cannot
be determined from the categorization as cache misses. The upper and lower bounds
of the test programs for various cache congurations are shown in Figs. 5 and 6 in
percent of the execution time ET (the meaning of the x-axis tic marks is given in
Table 4).
13 These are the same parameters as used in [24].
14 In our case, these are the calls to IO routines and timers.
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Fig. 5. Upper (UB) and lower bounds (LB) for the execution time for dierent cache parameters in % of
execution time for callstring(0), callstring(1), and VIVU.
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Fig. 6. Upper (UB) and lower bounds (LB) for the execution time for dierent cache parameters in % of
execution time for callstring(0), callstring(1), and VIVU.
Table 4
The cache parameters (size-level of associativity) of the x-axis tic marks of Figs. 5 and 6. The
linesize is 16 bytes
1=28B-1 2=128B-2 3=128B-4 4=256B-1 5=256B-2
6=256B-4 7=512B-1 8=512B-2 9=512B-4 10=512B-8
11=512B-16 12=512B-32 13=1kB-1 14=1kB-2 15=1kB-4
16=2kB-1 17=2kB-2 18=2kB-4 19=4kB-1 20=4kB-2
21=4kB-4 22=8kB-1 23=8kB-2 24=8kB-4 25=20kB-5
Figs. 5 and 6 can be interpreted as follows:
 The VIVU approach generally leads to the most precise predictions.
 Conditionally executed code, e.g. as found in the arithmetic library functions or
in avl2, can lead to less precise predictions which result from many nc in the
categorizations.
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 There can be a wide variation of the quality of the prediction depending on the
cache conguration.
 For all test programs our method (especially with VIVU) gives much better results
than the naive methods that counts all memory references as misses for a WCET
estimation, and as hits for a BCET estimation.
11. Related work
The computation of WCETs for real-time programs is an ongoing research activ-
ity. Park and Shaw [27] describe a method to derive WCETs from the structure of
programs. In [30], Puschner and Koza propose methods to guide the computation of
WCETs by user annotations like maximal loop counts. This approach seems to be
commonly used in WCET analysis tools. Both approaches do not take cache behavior
into account.
The possibilities to use optimizing compilers to improve cache performance of pro-
grams has extensively been studied [21, 22, 28, 29, 37]. But all the proposed program
transformations and code reorganizations do not necessarily help in computing the
worst-case execution time of a program.
An overview of ‘Cache Issues in Real-Time Systems’ is given in [4]. We restrict
our attention here to what is referred to in [4] as the intrinsic cache behavior.
The work of Arnold, Muller, Whalley, and Harmon has been one of the starting
points of our work. Refs. [25, 23] describe a data ow analysis for the prediction of
instruction cache behavior of programs for direct mapped caches. The extension to set
associative instruction caches has later been given in [24]. Two data ow analyses
are used. The result of the rst corresponds to the result of our may analysis. The
second is only required for set associative caches for the categorization of instructions
within loops. It corresponds to the rst analysis in which the loop back edges are
deleted from the control ow graph. In contrast to our method that derives semantics-
based categorizations of memory references only from the results of our analyses, an
additional complex bottom-up algorithm over the control ow graph is used to compute
a classication of the instructions for each loop level. The distinction of a rst or a
further execution of a loop is not explicit but expressed by the classications rst miss
and rst hit. For a set of small programs the same or slightly worse upper bounds
of the execution time than our results are reported in [24]. 15 But the assessment is
dicult as the environment for the experiments is not the same, e.g., dierent compilers
have been used to compile the test programs.
In [17, 18] Li et al. describe an integrated method to determine the worst-case ex-
ecution path of a program and to model architecture features like instruction caches
and=or pipelines. The problem of nding an accurate worst-case execution time bound
is formulated as an integer linear program the solution of which is an NP-hard problem.
15 For the sake of space, the results of all programs could not be reported here.
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This approach has been implemented in the cinderella tool. 16 Unlike the method
described in [25] or our method that rely only on the control ow graph to determine
the cache behavior of a memory reference, user provided functionality constraints can
be used to describe the control ow more precisely. For direct mapped instruction
caches and programs whose execution path is well dened and not very input depen-
dent the predictions can be computed fast and are very accurate [18]. Increasing levels
of associativity where the cache behavior of one memory reference depends on more
other references and less dened execution paths lead to prohibitively high analysis
times.
In [19], Lim et al. describe a general framework for the computation of WCETs
of programs in the presence of pipelines and cache memories. This approach is based
on the timing schemes approach of Park and Shaw [27]. Two kinds of pipeline and
cache state information are associated with every program construct for which timing
equations can be formulated. The incoming state is used to estimate the WCET of a
program construct. The other describes the pipeline and cache state when the program
construct is nished. Unlike our method that is based on well-explored theories and
tools for abstract interpretation, the set of timing equations must be explicitly solved.
An approximation to the solution for the set of timing equations has been proposed.
The usage of an input and output state provides a way for a modularization for the
timing analysis. Experimental results are reported for three small programs, but they
cannot be easily compared with our experiments.
The approach of Lim et al. has also been applied to data caches. In [13], Hur
et al. treat references to unknown addresses as two cache misses. One for the cache
miss possibly produced by the reference to the unknown address; and one for a possibly
following reference to the memory block that has possibly been replaced in the cache
by the reference to the unknown address. The reported results are worse than the ones
without data cache analysis where one assumes one cache miss for every data reference.
But the authors expect that the results improve with better methods to resolve addresses
of data references. For loops that reference only data that t entirely into the cache,
Kim et al. [14] have improved the approach based on the pigeonhole principle. Applied
to the cache analysis, the pigeonhole principle says: If we have n memory reference
to m memory locations and n>m and all referenced memory blocks t into the cache,
then there must inevitably some cache hits.
A method for the data cache analysis by graph coloring is described in [26, 31].
Similar to the Chow{Hennessy register allocator, variables are allocated to cache lines.
The objective of the analysis is to show that throughout the live range of a cache line,
no other memory access interferes with this particular cache line. This approach has
limited success even for small programs.
16 See http:==www.ee.princeton.edu= ~yauli=cinderella-3.0=.
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12. Conclusion and future work
We have described semantics-based analysis methods by abstract interpretation that
allows one to predict the cache behavior of programs for various types of one-level
caches. The theory of abstract interpretation supports the correctness proofs for the
analysis and provides ecient implementation methods.
The analyzers are generated by the program analyzer generator PAG from very con-
cise specications. It is possible to trade time for precision, but even with the VIVU
approach our implementation of the analyses is quite fast. No special input of a skilled
user is required to tune the analysis for acceptable performance. This makes it fea-
sible to use our analyses as part of the compilation process to support the automatic
schedulability analysis by the compiler.
The applicability of our methods has been shown with the results of experiments.
The newly developed VIVU approach makes it possible to predict the cache behavior
within tight bounds for many programs and cache congurations.
We directly analyze executables and no special compilers or linkers are required.
Our current implementation supports the SPARC architecture. Other architectures can
be supported by supplying additional front ends to our analyzers. The analyses are
extensible to accommodate further cache designs, like multilevel caches or wrap around
line ll.
Future work includes the integration of our tool with a program path analysis. We
are working on extension to predict the pipeline behavior of processors. The pipeline
analyzers will be generated from a description similar to the specications used for the
generation of code schedulers. For the analysis of array references, there exist methods
based on data dependency analysis which can be combined with our approach. Finally,
we will explore methods that allow one to combine the separate analyses of modules,
libraries, or operating systems calls and thereby support the modularization of the
analysis.
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